

Improving Interrupt Handling in the nMPRA

Authors,
dr.eng. **Nicoleta Cristina GĂITAN**
Prof.dr.eng. **Vasile Gheorghita GĂITAN**
eng. **Elena-Eugenia (CIOBANU) MOISUC**


Contents

- 1. Introduction (nMPRA)**
- 2. The nHSE architecture**
- 3. Conclusions**
- 4. Acknowledgment**
- 5. References**

1. Introduction (1)

- The research presented in this paper is based on the functional Multi Pipeline Register Architecture (MPRA) processor which provides a very low time for the context switching operations as a consequence of the architecture concepts. This processor is capable to perform automatic context switching and to start the new task in a range of 1 to 3 clock cycles.


1. Introduction (2)



The context switching operations can be achieved in one processor cycle, and the response to an external event is delayed up to 1.5 processor cycles because each task has a set of pipeline.


1. The nHSE architecture (1)

- The *nHSE* has input for events (interrupts, deadline, watchdog timers, timers, mutexes, message events, self-support event execution, as well enabling signals of static and dynamic schedulers and inhibiting the execution of load and store instructions) used to generate the $sCPU_i$ activation signals .



1. The nHSE architecture (3)

- The software solution it is simple (it does not require additional hardware modules) and versatile because the priorities of interrupts can be easily changed.



3. Conclusions (1)

- We improve the CPU architecture by an innovative solution for prioritization of the interrupts attached to the same task.
- Unlike loop testing solution, the proposed solution provides a uniform response time for any interrupt.

3. Conclusions (2)

- In the future, we will focus on the solution to create the priority encoder blocks depending on the number of attached interrupts and the possibility to upload direct to the CPU hardware the address of the interrupt handlers.

4. ACKNOWLEDGMENT

- The project “Sustainable performance in doctoral and post-doctoral research PERFORM—Contract no. POSDRU/159/1.5/S/138963”, project co-funded from European Social Fund through Sectorial Operational Program Human Resources 2007-2013.

5. References

- E. Dodi, V.G. Gaitan, A. Graur, "Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers – architecture description", IEEE 35th Jubilee International Convention on Information and Communication Technology, Electronics and Microelectronics, Croatia, May 2012.
- E. Dodi and V.G. Gaitan, "Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers – concept and theory of operation", 2012 IEEE EIT International Conference on Electro-Information Technology, Indianapolis, IN, USA, 6-8 May 2012, ISBN: 978-1-4673-0818-2, ISSN: 2154-0373.
- V.G. Gaitan, N.C. Gaitan, I. Ungurean, "CPU Architecture based on a Hardware Scheduler and Independent Pipeline Registers", submitted in IEEE Transactions on VLSI System, 2014.
- L.E. Leyva-del-Foyo, and P. Mejia-Alvarez, "Custom Interrupt Management for Real-Time and Embedded System Kernels", in Proceedings of the 10th IEEE ECOOP Workshop on Exception Handling in Object Oriented Systems Development, 2005.
- Shi-Hai Zhu, "Hardware Implementation Based on FPGA of Interrupt Management in a Real-time Operating System", Information Technology Journal, 2013.
- B.C. Alecsa, "FPGA implementation of a matrix structure for integer division", Proceedings of the 3rd International Symposium on Electrical and Electronics Engineering, Galati, Romania, 2010.
- I. Liu, J. Reineke, E.A. Lee, "A PRET architecture supporting concurrent programs with composable timing properties", in Signals, Systems and Computers, 2010, Conference Record of the Fortz Fourth Asilomar Conference on (pp. 2111/2115), IEEE.
- M. Shahbazi, P. Poure, S. Saadate, M.R. Zolghadri, "Fault-Tolerant Five-Leg Converter Topology with FPGA-Based Reconfigurable Control", IEEE Transactions on, vol. 60, no. 6, June 2013.
- W. Hofer, D. Lohmann, F. Schele, W. Schroder-Preikschat, "SLOTH: Threads as Interrupts", 30th IEEE Real-Time Systems Symposium, ISBN: 978-0-7695-3875-4, 204-213, 2009.
- J. Mäki-Turja, G. Fohler, K. Sandström, "Towards Efficient Analysis of Interrupts in Real-Time Systems". 11th EUROMICRO Conference on Real-Time Systems, York, England, May 1999.
- M.H. Klein, T. Ralya, B. Pollak, R. Obenza, M. González Harbour, "A practitioner's handbook for real-time analysis", Kluwer Academic Publishers, 1993.
- K. Jeffay, D. L. Stone, "Accounting for Interrupt Handling Cost in Dynamic Priority Task Systems", Proc. of the IEEE Real-Time Systems Symposium, pp. 212-221, December 1993.
- L. Cheng-Min, "Nested interrupt analysis of low cost and high performance embedded systems using GSPN framework", IEICE Trans. Inform. Syst., E93-D: 2509-2519, 2010.

proceedings of the

2014 International Conference on
Development and Application Systems (DAS)
12th Edition, May 15-17, 2014, Suceava, Romania



DAS
2014



Universitatea
Ștefan cel Mare
Suceava

Stefan cel Mare University of Suceava
Faculty of Electrical Engineering and Computer Science
www.dasconference.ro

IEEE Catalog Number CFP1465Y-DVD

ISBN 978-1-4799-5092-8

All rights reserved. Copyright ©2014 by IEEE.

CONTENTS

SECTION A - Systems, Process Control and Automations

<i>Embedded Networked Monitoring and Control for Renewable Energy Storage Systems</i> Grigore STAMATESCU, Iulia STAMATESCU, Nicoleta ARGHIRA, Ioana FAGARASAN, Sergiu Stelian ILIESCU	1
<i>PID-Controller Application in the System for Variable Technological Process</i> Simion BARANOV, Irina COJUHARI, Ion FIODOROV, Leonid GORCEAC.....	7
<i>Improving Interrupt Handling in the nMPRA</i> Nicoleta Cristina GAITAN, Vasile Gheorghita GAITAN, Elena-Eugenia (CIOBANU) MOISUC	11
<i>Fuzzy Decision Support System for Solar Tracking Optimization</i> Iulia STAMATESCU, Grigore STAMATESCU, Nicoleta ARGHIRA, Ioana FAGARASAN, Sergiu Stelian ILIESCU	16
<i>Real-Time Reconfiguration of Distributed Control System Based on Hard Petri Nets</i> Victor ABABII, Viorica SUDACEVSCHI, Marin PODUBNII, Irina COJUHARI	21
<i>On Quick-Change Detection based on Process Adaptive Modelling and Identification</i> Dorel AIORDACHIOAIE	25
<i>Experimental Analysis on a Self Excited Induction Generator for Standalone Wind Electric Pumping Stations</i> Mohamed BARARA, Ahmed ABBOU, Mohamed AKHERRAZ, Abderrahim BENNASSAR, Silviu IONITA, Emilian LEFTER, Bogdan ENACHE	29
<i>Optimal Estimation of Parameters in Systems with the Phase Space Variable Measurability</i> Mykola ILASHCHUK, Eugene SOPRONIUK	37
<i>Principle of Maximum to Control Systems with Delay and Change of Phase Space Measurability</i> Tetiana HABUZA, Fedir SOPRONIOUK.....	43
<i>Robotic Arm Control in 3D Space Using Stereo Distance Calculation</i> Roland SZABO, Aurel GONTEAN	50

SECTION B - Communications and Computer Networks

<i>Matlab Based Platform for the Evaluation of Modulation Techniques Used in VLC</i> Steven De LAUSNAY, Lieven De STRYCKER, Jean-Pierre GOEMAERE, Nobby STEVENS, Bart NAUWELAERS.....	57
<i>Optimization of an Improved Nyquist Filter With Piece-Wise Polynomial Frequency Characteristic</i> Nicolae Dumitru ALEXANDRU, Alexandra Ligia BALAN	62

<i>Hardware Event Treating in nMPRA</i> Elena-Eugenia (CIOBANU) MOISUC, Alexandru-Bogdan LARIONESCU, Vasile Gheorghita GAITAN.....	66
<i>Sensors Network Based on Mobile Robots</i> Victor ABABII, Viorica SUDACEVSCHI, Marin PODUBNII, Iriaa COJUHARI.....	70
<i>Using dual priority scheduling to improve the resource utilization in the nMPRA microcontrollers</i> Nicoleta Cristina GAITAN, Lucian ANDRIES.....	73
<i>Introducing aceMote: an energy efficient 32 bit mote</i> Andrei STAN, Nicolae BOTEZATU	79
<i>Evaluation of the noise effects on Visible Light Communications using Manchester and Miller coding</i> Alin-Mihai CAILEAN, Barthelemy CAGNEAU, Luc CHASSAGNE, Valentin POPA, Mihai DIMIAN.....	85
<i>Implementation and Performance Analysis of Zero Forcing MIMO Detection Algorithm</i> Vakulabharanam RAMAKRISHNA, Tipparti Anil KUMAR.....	90
<i>Design of a Multi-Input-Multiple-Output Visible Light Communication System for Transport Infrastructure to Vehicle Communication</i> Lucian-Nicolae COJOCARIU, Valentin POPA	93
 SECTION C - Electronics and Computer Aided Engineering 	
<i>Eddy Current Nondestructive Evaluation – the Challenge of Accurate Modeling</i> Nathan IDA	97
<i>Using a Decision Tree for Real-Time Distributed Indoor Localization in Healthcare Environments</i> Jeroen WYFFELS, Jos De BRABANTER, Jean-Pierre GOEMAERE, Bart NAUWELAERS, Lieven De STRYCKER, Piet VERHOEVE, Pieter CROMBEZ.....	103
<i>A 2.4 GHz Phase Locked Loop for a Linear Phased Antenna Array</i> Anneleen Van NIEUWENHUYSE, Frederic TORREELE, Jean-Pierre GOEMAERE, Lieven De STRYCKER, Bart NAUWELAERS	110
<i>A Comparison between Coded-Decoded Mode Signals on Multifunctional Registers</i> Mihai TIMIS, Alexandru VALACHI, Petru CASCAVAL, Radu SILION	116
<i>Size, Shape and Temperature Effects on Ferro/Antiferro-electric Hysteresis Loops from Monte Carlo Simulations on 2D Ising Model</i> Daniel CHIRUTA, Christian CHONG, Pierre-Richard DAHOO, Yasser ALAYLI, Mihai DIMIAN, Jorge LINARES.....	122
<i>A Study on Light Energy Harvesting from Indoor Environment</i> Aurel CHIRAP, Valentin POPA, Eugen COCA, Alin Dan POTORAC	127
<i>The Temperature Dependence of Magnetostatic Interactions in Nanowire Systems</i> Andrei DIACONU, Ioan DUMITRU, Alexandru STANCU, Leonard SPINU	132
<i>Multi-Inverter Six-Phase Motor Drive with Two DC Sources and Voltage Waveform Symmetries</i> Valentin OLESCHUK, Vladimir ERMURATSKII, Vladimir BERZAN.....	137